I. INTRODUCTION T HE SWIT C H-LEVEL MO DEL
[1] has proved suc cessful as an abstract representation of digital metal oxide semiconductor (MaS) circuits for a variety of ap plications. This model represents a circuit in terms of its exact transistor structure but describes the electrical be havior in a highly idealized way. It expresses transistor conductances and node capacitances by discrete strength and size values; represents node voltages by discrete states 0, 1, and X (f or invalid or indeterminate ); and makes no attempt to model exact circuit timing. The switch-level model can capture many of the important phenomena en countered in MaS circuits such as ratioed, complemen tary, and precharged logic; dynamic memory; and bidi rectional pass transistors. Unlike programs that attempt to model circuits at a detailed electrical level, programs based on the switch-level model can operate at speeds ap proaching those of their counterparts based on more tra ditional gate-level models. , these processors require a fair amount of specialized hard ware. It is unlikely they will ever achieve the cost/per formance of processors that support only gate-level eval uation.
B. A New Appr oach
This paper proposes a new approach that deals with all aspects unique to the switch-level model in a preprocess ing step. The preprocessor "compiles" a switch-level network into a set of Boolean formulas. For each node, a pair of formulas specifies its steady-state response as a function of the initial node states. A simulator can then compute new node states by simply evaluating the appro priate formulas. Fault simulators and test generators can utilize traditional techniques by treating the set of for mulas like a logic gate network. The formulas can be translated directly into machine language instructions for fast evaluation on a general-purpose computer, or they can be mapped onto any special-purpose hardware that supports Boolean evaluation. An efficient symbolic ana lyzer, the subject of this paper, serves as the basis of this preprocessing.
This approach has advantages over traditional methods of switch-level evaluation in terms of both speed and flex ibility. As an analogy, a programming language compiler yields a performance advantage over an interpreter, be-0278-0070/87/0700-0634$0 1.00 © 1987 IEEE
